



AUGUST 6-7, 2025
MANDALAY BAY / LAS VEGAS

Branch Privilege Injection

Leaking memory on any Intel processor with a microarchitectural race condition



Sandro
PhD student





Kaveh
Professor



Johannes
Former PhD Student
Speculative execution
vulnerabilities.

back in 2017...










SPECTRE



Hilbert Hagedoorn
Oct. 2024
*AMD Ryzen 9000 Die Shots gets
Annotated In Detail*
guru3d.com/story/amd-ryzen-9000-die-shots-gets-annotated-in-detail/



Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

L3\$
32MB


SMU/Power Management and I/O Interconnect


Test/Debug

IFOP PHY

IFOP PHY

Two IFOP PHYs combine to form a GMI3 Wide Link
(Available on some SPYCs)





L1d\$ 48KB

L2 Cache 1/2
512KB

L2\$ Tags

L2 Cache 1/2
512KB

Branch
Predictor

L2 BTB?
8K Entries

L1 BTB?
16K Entries

L1i\$ 32KB

CPL

BRANCH TARGET PREDICTIONS

CACHES

CPU CORE

Program 1

`jmp reg`

BRANCH TARGET PREDICTIONS



CACHES

Program 1


`mov reg, [mem]`

BRANCH TARGET PREDICTIONS



CACHES






Program 2

jmp... mov... mov... jmp... etc

BRANCH TARGET PREDICTIONS




CACHES



OS/kernel (ring 0)

jmp... mov... mov... jmp... etc

BRANCH TARGET PREDICTIONS




CACHES



VMM ("ring -1")

jmp... mov... mov... jmp... etc

BRANCH TARGET PREDICTIONS




CACHES



Program 1

```
mov reg, [mem]
```

BRANCH TARGET PREDICTIONS



CACHES




Program 1

`mov reg, [mem]`



L1\$ is tagged by the full¹
physical memory address!

BRANCH TARGET PREDICTIONS




CACHES





So what? It's a design choice.



**Inject
prediction**

Program 1

`jmp reg`

BRANCH TARGET PREDICTIONS



CACHES

**Inject
prediction**

**Prime side
channel**

Program 1

`mov ...; mov ...; mov ...; mov ...;`

BRANCH TARGET PREDICTIONS



CACHES



**Inject
prediction**

**Prime side
channel**


Program 1

`syscall`

BRANCH TARGET PREDICTIONS



CACHES



**Inject
prediction**

**Prime side
channel**

OS/kernel


OS/kernel (ring 0)


`jmp reg`



BRANCH TARGET PREDICTIONS




CACHES














"secret-dependent"
memory access

















enhanced Indirect
Branch Restricted
Speculation (eIBRS)

intel®



eIBRS




- `asm("wrmsr" :: "c"(SPEC_CTRL), "a"(1), "d"(0));`

eIBRS



- `asm("wrmsr" :: "c"(SPEC_CTRL), "a"(1), "d"(0));`
- Stays on forever






*Prediction Mode
mismatch!*


BRANCH TARGET PREDICTIONS



Assessing eIBRS




Assessing eIBRS



Assessing eIBRS




- Is eIBRS secretly turned on by firmware?
- **Inconclusive:** Does it really fail because of eIBRS?



Assessing eIBRS




- Is eIBRS secretly turned on by firmware?
- **Inconclusive:** Does it really fail because of eIBRS?



Assessing eIBRS




- Is eIBRS secretly turned on by firmware?
- **Inconclusive:** Does it really fail because of eIBRS?



Golden Cove




- **Surprise:** Success, but success rate 0.000001!
- **Hypothesis:** eIBRS got turned off.
- **Reality:** the experiment succeeded regardless of eIBRS setting.




Golden Cove



- **Surprise:** Success, but success rate 0.000001!
- **Hypothesis:** eIBRS got turned off.
- **Reality:** the experiment succeeded regardless of eIBRS setting.




What is going on?





★ Strong signal

Weak signal



★ Strong signal



What could cause this?

Inject

Program 1

`jmp reg`

BRANCH TARGET PREDICTIONS




CACHES

Inject

Program 1



jmp reg



BRANCH TARGET PREDICTIONS




CACHES



Is it this easy?

intel





Just turn it off.

★ Signal found!

⊘ No signal

Branch Predictor 1


Branch Predictor 2

<





BHI_DIS_S

Let's build an attack!



- Local code execution
- Know kernel image





Analyze
Kernel

```
key->type->read(key, buffer, buflen);
```




```
call [rcx]
```

```
secret = *(uint8_t *) buffer;  
*(uint64_t *) (buflen + 8 * secret);
```




```
movzx edx, byte ptr [r12]  
mov rbx, qword ptr [r13 + rdx*8]
```



Analyze
Kernel





Analyze
Kernel

Locate
Gadgets

Locate
Shared Mem

Locate
/etc/shadow

Leak
/etc/shadow




root:\$6\$




DEMO TIME!

What is affected?



How far back does this go?


	Async Updates	IBPB Race	BPI
	✓	✓	✓
	✓	✓	
	✓		



How do we fix it?

intel®

This will fix it!



Microcode

What does it do?



Conclusion

- An overlooked race condition undermines the long-trusted eIBRS mitigation.
- Spectre: a cat n' mouse game between offense/defense.
- We must assess “black box” hw mitigations.
 - We've found shortcomings multiple times!
 - Type confusions
 - Race conditions
 - Use of uninitialized memory (uarch buffers)
 - ... Classic software-style issues emerging in the hardware domain

Black Hat Sound Bytes

1. 8 years in, and we keep finding way to exploit Spectre.
2. Hardware defenses (like eIBRS) need to independently assessed.
3. Hardware vendors must take more responsibility.
 - Stop relying on > 9-months embargoes.
 - Adhere to standard 90 day responsible disclosure period.
 - Consider “chicken bits” for all potentially exploitable CPU features.